Abstract-A new analytical model is presented in this study to predict power losses and waveforms of high-voltage silicon superjunction MOSFET during hard-switching operation. This model depends on datasheet parameters of the semiconductors, as well as the parasitics obtained from the printed circuit board characterization. It is important to note that it also includes original features accounting for strong capacitive nonlinearities and displacement currents. Moreover, these features demand unusual extraction of electrical characteristics from regular datasheets. A detailed analysis on how to obtain this electrical characteristic is included in this study. Finally, the high accuracy of the model is validated with experimental measurements in a double-pulse buck converter setup by using commercial SJ MOSFET, as well as advanced device prototypes under development.
I. INTRODUCTION
H IGH-VOLTAGE superjunction (SJ) MOSFET in the range of 600 V have been in the market for around 20 years. As frequencies of operation increase to miniaturize passive components of the system, the prediction of switching losses in power converters is becoming more complex and necessary. A deep understanding of the transients is crucial to achieve proper models with realistic reproduction of the measured waveforms. Hence, the aim of this study is to provide an accurate and physically meaningful analytical model to estimate switching losses in SJ MOSFET.
In prior literature, a large number of piecewise analytical models address the dynamic behavior of the power switches [1] - [5] . All these models have in common the segmentation of a single operation cycle in different time intervals. In this sense, the turn-on and turn-off are constituted by multiple intervals. Each one of these intervals has an associated equivalent circuit in reference to the switch action within an inductive switching topology like the one plotted in Fig. 1(a) . Some of these models [3] - [5] are mainly focused on the low voltage range (<40 V), thus being specialized in emulating features related to highspeed switching rather than replicating the details related to the architecture of the device. Other works [1] , [2] provide dedicated models for high-voltage MOSFET (>500 V). However, these models are actually designed for Planar technologies [see Among the peculiar features of the SJ MOSFET, the nonlinear parasitic capacitances appear as a major hindrance in analytical models. As a matter of fact, C DS and C GD show a reduction of several orders of magnitude when sweeping V DS from zero to more than a hundred volts [see Fig. 2(b) ]. Many works model this effect by an effective constant capacitance (C eff ) extracted by integrating the capacitance along the voltage range of interest [6] . This approach can be really inefficient in a piecewise model like the one presented in this study due to the consideration of several values of capacitance in order to obtain the analytical model. Other models propose a capacitive decay that is linear with V DS [7] or proportional to (1 + V DS /Φ) −1/2 , where Φ is an and C G S1, 2 , as well as the step function that is used to approximate nonlinear capacitances in the new theoretical model. adjustment parameter [3] , [4] . These two approaches increase the accuracy of the circuit analysis with respect to C eff in the analysis of Planar MOSFET; however, their precision could be insufficient for SJ MOSFET. Finally, recent work suggests the use of multiple constant capacitances for different intervals of time [1] . Nevertheless, the extraction of the different capacitances does not follow an established methodology neither a physical meaning is attributed. Inspired by the model in [1] , a new analytical model that defines two separated values of capacitance (C DS1,2 and C GD1,2 ) has been developed schematically defined by dotted lines in Fig. 2(a) . It should be noted that the model presented in this paper is a black-box and does not take into account the architecture of the MOSFET but the behavior of its capacitances. The relation between C and V DS has been studied in previous works [12] . The transition from one capacitive value to the other is determined by the relative value of V DS with respect to a V FD . The latter has the physical meaning of being the voltage at which the MOSFET drift region is fully depleted. Aside from the nonlinear capacitances, extensively described in Section II, the new model also includes a correction to the displacement currents inside the MOSFET. Despite a few papers mentioning the impact of the displacement current on the power dissipation [8] - [10] , this effect has never been included before in an analytical model. The details for the current displacement modeling will be found in Section III. Further discussion on minor elements of the model and the deployment of the complete formulation are the contents of Section IV. Section V presents the experimental validation and discussion of the model, and eventually, Section VI is devoted to draw conclusions and to define future lines of work.
II. NONLINEAR CAPACITANCES
The dynamic effects caused by the nonlinear capacitances need to be taken into account in order to have an accurate analytical model. In order to tackle these effects, two different values of C DS and C GD are defined for voltages above and below a newly defined V FD voltage. As shown in Fig. 2(a) , a step function sets C DS1 and C GD1 when V DS < V FD , whereas C DS2 and C GD2 are activated when V DS > V FD . The inset pictures in Fig. 2 display the equipotential line distribution in the cross section of a half-pitch cell in Planar and SJ MOSFET. Both structures are built using TCAD tools [11] . From them, it can be inferred that C DS1 represents the horizontal capacitance when the vertical PN pillar starts depleting charge to the lateral direction. The accumulation of potential lines in a relatively thin (<10 μm per half pitch) and large capacitive area (>40 μm per half pitch) result in a very high capacitance. Differently, C DS2 incarnates the vertical capacitance after the charge between pillars is completely depleted. In this case, the potential lines are stacked vertically in a relatively thick (>40 μm per half pitch) and small capacitive area (<10 μm per half pitch), thus giving a very small capacitance. Since the MOS gates lay above the N pillars, the full depletion of these pillars enables the potential lines to be relieved from the gate oxide toward the silicon underneath. Subsequently, the transition from C GD1 to C GD2 will be correlated with the transition from C DS1 to C DS2 .
From a waveform perspective, the full depletion of the drift region in SJ MOSFET is translated into a steep variation of the dV DS /dt when V DS is equal to V FD . As it will be further described in Section IV, V DS reaches V FD at the beginning of the Miller Plateau during the turn-on and, oppositely, at the end of the Miller Plateau during the turn-off. It is important to note that, in prior literature [1] , the inflection point during the V DS raise or fall was never related to V FD but confused with the voltage drop during conduction. Furthermore, this phenomenology, genuine to SJ MOSFET, does not appear in planar MOSFET. As shown in Fig. 2(b) , the depletion from the p-n junction at the silicon surface is always extending vertically toward the bottom of the drift region. This implies that the capacitive area for C DS and C GD is always the same one and it only increases with the depth when a certain voltage is applied. It is this effect, the one that causes V DS to rise and drop progressively during transients when working with planar MOSFET.
The C DS and C GD transition from high to low values has been discussed above for an ideal SJ MOSFET structure. However, this transition could be more or less abrupt depending on the charge balance between N and P pillars, the different cell pitch at the termination and many other technological factors. Consequently, sometimes, it becomes difficult to define an effective V FD that separates the two levels of capacitance. In this paper, we propose a methodology to extract V FD based on the V DS value at which Q RSS reaches 90% of Q RRS at V DD (maximum reverse voltage). In a similar fashion as in other datasheet standards (e.g., definition of reverse recovery charge or Q RR ), a percentage below 100% avoids issues related to large saturation tails for Q RSS . In order to validate this method, four different SJ MOSFETs have had V FD calculated from datasheets and also extracted from V DS waveforms (see Figs. 3 and 4) . It is important to note that samples #1, #2, and #3 are commercially available, whereas sample #4 is a prototype produced by ON Semiconductor. A comparison between the V FD calculated from the datasheet capacitance graphs and the V FD estimated from transient V DS waveforms (inflection point) is shown in Table I proving the validity of this method. It is worth remarking that V FD tends to lower values in ultimate SJ MOSFET generations. This fact, related to the smaller cell pitch, has interesting advantages to reduce the switching MOSFET power losses (P SW ), as it will be discussed in Section V.
III. CURRENT DIVERSION
The current diversion phenomenon, triggered by the existence of displacement currents which internally charge and discharge the capacitances within the device, consists on the division of the MOSFET source current (I S ) into two components: the current that flows through the channel (I CH ) and the current that flows through the output capacitance (I COSS ).
This effect, experimentally proven in [10] , only takes place during some specific periods of time within fast turn-on and turnoff events. An alternative method used in this paper to study the current diversion is the mixed-mode simulation. Mixed-mode simulation combines the TCAD structures in Fig. 1(b) with the SPICE circuit depicted in Fig. 1(a) . Hence, the physical effects in the SJ MOSFETs are captured with more accuracy than using SPICE-based models. A direct consequence is the recognition of current due to hole or electron flow, corresponding to I COSS and I CH , respectively. For the specific case of SJ MOSFET #4 (ON Semiconductor prototype), the technological and geometrical parameters are perfectly detailed in the TCAD structure. This structure is, therefore, selected to exemplify the current diversion effect as well as to calibrate the same effect in the analytical model. The simulated waveforms during the turn-off, calculated by SDEVICE from Sentaurus [11] , are plotted in Fig. 6 for two different values of external gate resistance (R G EXT ). The selection of 150 and 10 Ω for R G EXT allows the analysis of slow and fast transitions. In both cases, an I CH fall is observed at the start of the Miller plateau. The remaining current level after the current fall is defined as current plateau (I P ), and it becomes a fundamental piece of our analytical model. Interestingly, I CH falls down to I P due to the charging of C OSS by I COSS , as it can be seen in Fig. 5 . Note that this occurs in parallel to V DS rise. It is therefore deduced that, for small R G EXT , the need to charge C OSS in a short time demands high I COSS , temporally diverted from I CH . The reduction of I P at small R G EXT is more prominent for values below 20 Ω, as it is observed in Fig. 6(c) . A similar phenomenology occurs in a lesser extent to charge C ISS when part of I S diverts to I G . Such a secondorder current diversion, only noticeable in the case of 10 Ω for R G EXT , is neglected in this model for simplification.
The key to obtain accurate I COSS and I CH waveforms in this analytical model is I P value. In order to model I P with accuracy, it needs to be taken into account that there is a high dependence of this value with R G EXT . Therefore, by taking that into account and relating I P also with circuit behavior and device data, a general analytical formula has been developed empirically by observing I P patterns in the simulated waveforms. This analytical formula is provided as
where the dependences with I DD , which is the current in the MOSFET when is turned ON, R G that is the sum of R G EXT and R G INT , V GG which is the driving voltage of the MOSFET, Q GD and Q GS , are taken into account and where k is a parameter of adjustment. The value of k is adjusted to 1.2 empirically to match the analytical and simulated I P for SJ MOSFET #4. It is noteworthy that this value remains constant for different current (I DD ) conditions. A good correlation for I P versus R G EXT is demonstrated in Fig. 7 comparing analytical and simulated values for I DD 4 and 10 A.
In the context of our piecewise model, I P becomes relevant in the second and third stages of the turn-off as explained in the following section. During the turn-off plateau region, I P calculated in (1) is subtracted from I CH , which represents the unique current able to generate losses by Joule effect. Conversely, during the turn-on plateau region, I P is added to I CH . The latter, perfectly counterbalances the lower MOSFET power loss at the turn-off (P SW ,OFF ) by a higher MOSFET power loss at the turn-on (P SW ,ON ) [9] . Hereafter, for practical reasons, our model automatically adds the difference between P SW ,OFF calculated by I D and I CH to P SW ,ON calculated by I D .
IV. ANALYTICAL MODEL DESCRIPTION
The proposed piecewise analytical model is divided in multiple stages in both the turn-on [see Fig. 8(a) ] and turn-off [see Fig. 8(b) ]. Each one of these total ten stages is defined by observing patterns in the measured waveforms of different SJ MOSFETs in a dc/dc converter. Hence, this model reliability has only been tested for dc/dc converter under normal operating conditions for the MOSFET. It should be noted that turn-on and turn-off are completely independent. In order to estimate the waveforms, the equations need to be used sequentially, always calculating all the parameters from the previous stage before proceeding to the next stage (e.g., stage 1 parameters need to be calculated before proceeding into stage 2).
A. Turn-On (Stages 1-5)
Stage 1 (t 0 − t 1 ): At the start of this stage, the voltage applied between the gate and the source (V GS ) is 0. By increasing V GG , both C GS and C GD will start being charged, thus increasing V GS exponentially, as shown in (2) with τ iss = R G · [C GS2 + C GD2 ]. At this stage, the MOSFET is supporting high voltage; therefore, C GS2 and C GD2 are going to be used
During this stage, the diode will still be conducting until V GS reaches the threshold voltage value (V th ) that is reached by the end of this stage. Therefore, the MOSFET is not conducting and the voltage between drain and source (V DS ) is equal to V DD .
Stage 2 (t 1 − t 2 ): In this stage, V GS surpasses the threshold voltage which means that the current will start increasing from zero. Thus, making V DS to start dropping. In this case t 2 − t 1 is defined as the time it takes the current to go from 0 A to I D PEAK , where I D PEAK is the peak current reached thanks to the reverse recovery of the diode. Therefore, it is important to be able to characterize the reverse recovery effect of the diode correctly. For this reason, an approximation similar to the one explained in [1] is going to be used, considering the Q RR of the diode and the di/dts in order to obtain I D PEAK . V GS also reaches a peak by the end of this stage that is defined by
where g fs is the transconductance of the MOSFET. It is important to take into account that during this stage, the FET can either be working in the ohmic region or in the saturation region. In this analytical model, only the saturation region is going to be considered, due to the characteristics of the application.
In the case under study, the current starts increasing following V GS . V GS is obtained from the Laplace transformation of the equivalent circuit of the stage as done in previous works [1] , [2] 
where L S and L D are parasitic inductances that are depicted in the circuit of Fig. 1(a) . The following parameters are to be applied to (5):
It is important to note that in (5), q is a fixed value that was experimentally adjusted to fit SJ MOSFET di/dt, and it has the same value for the four MOSFET under study. Also, g fs is nonlinear and it varies with I D . g fs will be considered constant for the value of I DD under study, even though the current through the MOSFET changes during the switching stage.
Stage 3 (t 2 − t 3 ): At this time, the MOSFET V DS starts dropping until it reaches V FD and the current drops to zero in the diode, meaning it is equal to I DD in the MOSFET. Therefore, the amount of time required for this stage is not as simple to calculate as in other stages, mainly because t 3 can either be considered as the time V DS reaches V FD or the time it takes for I D to reach I DD . For this analysis, both times will be calculated, and t 3 will be taken as the time it takes longer to achieve. This is the reason t 2.5 is defined in this stage, t 2.5 will always be considered as the time V DS reaches V FD . So in the case, it takes longer for V DS to reach V FD , t 3 will be equal to t 2.5 . During this stage, I D reaches I DD , in order to model this slope, the frequency of oscillation of the ringing is going to be taken into account considering a sinusoidal waveform for the ringing of the current. Therefore, I D is modeled as followed:
If I DD is reached before V FD , I D is kept constant at I DD value and V FD will eventually be reached in the next stage. Otherwise, V FD will be defined by (13) until the time is t 2.5 . From t 2.5 till t 3 , V DS will be defined by (14)
where
In (14), α is the value that allows V DS to be equal to V ds on at t 4 . The time t 4 can be defined as t 4 = t 2 + t mp , where t mp is the time of the Miller Plateau that is obtained as
Finally, for this stage, V GS is defined as shown in (16). When V miller is reached, V GS is kept constant at that value
Stage 4 (t 3 − t 4 ):
The time this stage lasts is determined by (15) as explained before. V DS is given by (14) and the current is kept constant at I DD value. It should be noted that from this point onwards the model is no longer working in the high voltage range and C GD1 and C DS1 are going to be used.
Stage 5 (t 4 − t 5 ): At this stage, the MOSFET is in the onstate; therefore, V DS (t) is kept at V ds on and I D (t) is kept at I DD . In terms of V GS , it continues to charge up the output capacitance (C OSS ) following the next equation, where τ oss = R G · (C GD1 + C DS1 ):
B. Turn-Off (Stages 6-10)
Stage 6 (t 0 − t 1 ): During this stage, V GS starts at V GG value. The moment V GG is set to zero, V GS starts decreasing steadily, due to the discharge of the parasitic capacitances of the MOSFET, as shown in (18), where τ iss = R G (C GS1 + C GD1 ). At this stage, the MOSFET is supporting low voltage; therefore, C GS1 and C GD1 are going to be used.
The MOSFET is still in conduction mode in this stage; therefore, I D and V DS are both kept at I DD and V DD respectively, and I CH is kept at I DD 
During this time, I D is still constant at I DD level and V GS is constant at V miller voltage. Although the drain current is constant, the current going through the channel (I CH ) starts to drop reaching the current plateau level (I P ) and keeping this current during the whole duration of this stage. I P is calculated as shown in (1) . As for the drop of I CH , it is calculated as shown in (21), taking into account that it is C GD the capacitance that needs to be discharged through the channel of the MOSFET at this stage
Stage 8 (t 2 − t 3 ): During this stage, V DS will continue to increase until it reaches V DD , meaning C DS2 and C GD2 are going to be used from this stage until the end of the turn-off. I D will start to drop and it should reach zero before V DD is reached in an SJ MOSFET. I CH will also drop and in this case with the same slope I D drops until it reaches zero.
As it was done in stage 3, the moment in time when V DS reaches V FD will be defined as t 2.5 . Thus, V DS will be defined by (19) until this value is reached and then V DS will follow (22) until it reaches V DD :
In this scenario, V GS is constant at a lower level than the Miller Plateau that can be defined as V M iller1 , which is dependent of the IP previously calculated
Stage 9 (t 3 − t 4 ): In SJ devices, I D should be zero by the start of this stage due to di/dts being much higher than in planar MOSFET, thus implying that the MOSFET will not enter this stage and could be considered as part of stage 8.
Stage 10 (t 4 − t 5 ):
In this final stage of the turn-off, V GS will drop from V miller1 until it reaches zero while C OSS is being discharged. As for V DS and I D , both remain constant at V DD and zero, respectively. For the sake of completion, parasitic effects of the circuit can be used in order to add overshoot and ringing to the waveforms, as it was done in previous works [1] . It is important to note that these effects are not going to have a dramatic influence over the losses and they will improve the matching of the experimental and analytical waveforms to an extent
V. EXPERIMENTAL VALIDATION AND DISCUSSION
The experimental validation of the analytical model is carried out by means of a dc/dc buck converter where the device under test (DUT) is switched by a double pulse (V DD = 100 V and I DD = 4 A). In order to obtain the waveforms of the current through the DUT, a shunt resistor is placed in series to its source to measure the source current (I S ). Moreover, voltage probes are placed to sense V GS and V DS . Even though diverse operation conditions were tested, the set of conditions in Table II is selected for the validation of the model. This selection is optimal with respect to the reduction of the current ringing as well as identification of V FD . There are also included in Table II the parasitic inductances of the PCB board, thus completing the dataset corresponding to the setup, that have been obtained by using finite element on the PCB design, as well as, adding the parasitic inductance from the TO-220 package. Aside from the data in Table II , a second group of data, summarized in Table III , is related to the electrical characteristics of the SJ MOSFET used as a DUT. These electrical characteristics are collected from the datasheet of SJ MOSFET for all the samples under analysis shown in Table III . Fig. 9 explains thoroughly the process it needs to be followed to extract the parameters correctly. Both datasets are the essential inputs that our analytical model requires. The model has been implemented in MATLAB in order to generate waveforms and to compute the dissipated powers in a time range of a few seconds. The waveforms calculated with the analytical model and measured in the test setup are compared in Fig. 10 for samples #1 and #3 which are the samples with more different switching waveforms for both transients, since sample #2 has similar waveforms to sample #1 and sample #3 has similar waveforms to sample #4. These waveforms correspond to the dynamic evolution of V DS [see Fig. 10(c) ], V GS [see Fig. 10(a) ] and I D [see Fig. 10(b) ] during turn-on and turn-off (considering the measured I S equal to -I D ). Furthermore, the instantaneous dissipated power (P SW ,SP ), defined as V DS I D , is represented in Fig. 10(d) to identify the position of the power peaks during By simple comparison of the waveforms, it can be seen that the analytical model is able to match the experimental waveforms with accuracy. The consideration of V FD helps greatly in this task in the case of V DS , and especially in V GS , improving the match between stage times and Miller plateau levels. In spite of this, I D continues showing some discrepancies during the turn-on due to the modeling of the reverse recovery. In this sense, the value of di/dt matches but the reverse recovery peak introduces some error in the power loss calculation.
These waveforms are used in order to estimate the losses during the switching stage, formerly called P SW . The P SW calculation is done by integration of P SW ,SP in Fig. 10(d) , or by using the following equation:
The intervals of integration are delimited by the start of V DS fall and the end of V GS raise, for P SW ,ON , and by the start of the V GS fall and the end of the V DS raise, for P SW ,OFF (P SW = P SW ,ON + P SW ,OFF ). Note that, at this point, the effect of the current diversion is not yet considered, due to the fact that it cannot be compared with experimental data.
After applying (30), all the analytical and measured P SW ,ON and P SW ,OFF are summarized in Table IV for samples #1, #3, and #4. A maximum of 21% error in a separated transient event is observed, which proves the good accuracy of the model. Even more, this percentage falls below the 20% when considering the error over P SW .
In a more advanced analysis of P SW , the current diversion explained in Section III is considered by replacing (30) with (31) during the applicable time intervals
This modification is not expected to vary P SW but the distribution of power loss between P SW ,ON and P SW ,OFF . Before calculating the new power losses, the precision of the model in reproducing I CH is exemplified in Fig. 11 by comparing analytical with simulated waveforms. The simulated I CH and I D waveforms in Fig. 11 correspond to a zoom of the curves in Fig. 6 for sample #4 with an R G EXT of 10 and 150 Ω. It is observed that, although I P matches perfectly, the duration of the plateau is larger in the analytical curves. Subsequently, a second-order overestimation of P SW ,OFF is expected. A comparison of waveforms during the turn-on is not presented because of the intricate current identification. As a matter of fact, the reverse recovery current flows from the power diode to the MOSFET, thus masking the displacement current. For practical reasons, the model does not recalculate I CH during the turn-on; it proceeds by directly adding the power loss reduction during the turn-off into the turn-off power loss.
The impact of the current diversion on the power losses is inferred from Table V for sample #4 with an R G EXT of 150 Ω. Even though P SW is preserved, both analytical and simulated methods show dissimilar P SW ,ON and P SW ,OFF . More precisely, the cases without current diversion underestimate P SW ,ON by 25% and overestimate P SW ,OFF by 200%. The origin of the new power distribution is understood by Fig. 12 , where the analytical P SW ,SP for the cases with and without current diversion are compared. In the case without current diversion, a 30% of P SW ,OFF is added at the end of the Miller plateau during a short time (i.e., when the I D V DS crossing takes place during less than 50 ns). The fast plummeting of I CH with respect to I D avoids the additional power loss when considering current diversion. This effect, evidenced in Fig. 10 , results in a sort of zero-current switching (ZCS) at the turn-off. Another observation is the utter importance of the power dissipated during the Miller plateau (P SW ,MP ). For large R G EXT , P SW ,MP constitutes the larger part of P SW ,OFF and it is scarcely impacted by current diversion. Besides the well-known dependencies of P SW ,MP with R G EXT and Q GD , the effect of V FD is also included in the new model. Effectively, among other electrical parameters, a low V FD contributes in reducing P SW ,MP . The current diversion effect can be of utter importance when using soft switching techniques, such as ZCS or zero-voltage switching where only one transient is removed.
Finally, it is important to note that testing of the analytical model has been done for different values of R G EXT from a range of 10-150 Ω and compared to their respective experimental waveforms in order to validate the model. It was decided in the end to use the waveform comparison of 150 Ω in this study because they are more representative in order to visualize the different stages proposed in the analytical mode, even though a much smaller value is normally used in this kind of application.
VI. CONCLUSION
A major breakthrough toward an accurate analytical model for high-voltage SJ MOSFETs is reported and experimentally proven in this paper. The nonlinear approximation of the capacitances, as well as the newly defined V FD , contributes to the accuracy of this model, proving the importance and the need of a good characterization of nonlinear parameters in analytical models. A first-order approach to the calculation of I CH by considering the current diversion effect is introduced for the first time in an analytical model. As forthcoming work, we expect to improve the compactness and precision of the model, as well as to extend testing the predictability of our model to other commercial SJ MOSFET and other circuit topologies.
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